

Mixed-signal Parasitic Extraction Flow using TSMC N16 and Mentor Calibre xACT Solution

Mentor, a Siemens Business / eTopus Technology



**TSMC 2017
Open Innovation Platform[®]
Ecosystem Forum**



ABSTRACT

Silicon Valley startup company eTopus Technology, pioneer of ADC/DSP-based SerDes and leading designer of semiconductor products for enterprise network, data center and high-performance computing markets, are implementing their next generation of product offerings using TSMC 16nm technology. The success of their designs hinges on integration of sensitive analog/mixed-signal (AMS) elements within the context of complete designs. eTopus collaborated with Mentor, a Siemens Business, to adopt the Calibre® xACT™ parasitic extraction (PEX) solution, which they use extensively in their design flow. As a startup company, eTopus knows first silicon success is paramount, and the field solver accuracy around three-dimensional finFET devices provided by Calibre xACT PEX, combined with TSMC's advanced process technology, delivers a high level of confidence to design teams. This joint presentation between eTopus and Mentor describes some of the specific challenges presented by the design of a ring VCO, and how eTopus overcame these challenges, highlighting the flow from custom design tools through parasitic extraction into simulation.


Mixed-signal parasitic extraction flow using TSMC N16 and Mentor Calibre xACT solution

Shahab Ardalan, eTopus Technology
Christopher Clee, Mentor



Semiconductor Design Is Hard!

Job Stress Is Process Independent




2

Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

How To Define The Application Space For Extraction?



3

Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

It's Even Harder At 16nm And Below...

Multi-patterning

- Misalignment between masks leads to unpredictability
- Impact on parasitics is layout-dependent
- Effectively adds corners to analysis
- Creeping up to the routing layers

FinFETs

- No "one size fits all" solution
- 3D effects contribute significantly to parasitics, disrupt profile

Local interconnect

- Enables greater density, smaller standard cells
- Necessitates 3D device models

4

Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

Rule-based Vs. Field Solver Approaches


Rule-Based / Table-based



- Measures distances between polygons, looks up values from pre-characterized tables
- Fast performance

$$C = \frac{\epsilon A}{d}$$

Field Solver



- Solves Maxwell's equations
- Highest accuracy


$$\begin{aligned} \nabla \cdot \vec{E} &= 0 & \nabla \times \vec{E} &= -\frac{\partial \vec{B}}{\partial t} \\ \nabla \cdot \vec{B} &= 0 & \nabla \times \vec{B} &= \mu \epsilon \frac{\partial \vec{E}}{\partial t} \end{aligned}$$

Restricted © 2017 Mentor Graphics Corporation


Mentor

Parasitic Extraction Flows (Simplified Overview)

Rule-based flow



Field solver flow



Restricted © 2017 Mentor Graphics Corporation

Mentor


3D Line-End Effects

Long wires

$$C = \frac{\epsilon A}{d}$$



Short wires



Restricted © 2017 Mentor Graphics Corporation

Mentor

FinFET Challenges: Modeling MOL


More Parasitic Effects

- Further refinement by foundries

Complex Geometries

- Fin/poly/diffusion
- Local interconnect
- Contacts

Tighter Accuracy Requirements



Restricted © 2017 Mentor Graphics Corporation

Mentor

Parasitic Extraction >> Parasitic Calculation

- Parasitic effects
 - Intrinsic capacitance
 - Coupling capacitance
 - Resistance
 - Inductance
- Density
- Retargeting
- Manufacturing effects
 - Lithographic
 - CMP
- Reduction
- Device "ignore"s


$$C = \frac{\epsilon A}{d}$$

Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

9

Impact Of Extraction Errors




Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

10

Calibre xACT For Full-Chip Design

A New Approach




Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

11

Calibre xACT Accuracy

N16 customer testcase



Calibre xACT vs. Calibre xACT 3D field solver

Min	-13.1
Max	11.3
Mean	-0.1
Std dev	0.6

Filtered Se-16


Restricted © 2017 Mentor Graphics Corporation

Mentor
A Siemens Business

12

Calibre xACT Accuracy Foundry test pattern vs. foundry golden

- All tools meet foundry qualification requirements
- Field solver has tighter standard deviation



Metric	Calibre xACT	Calibre xACT 3D field solver
Min	-5.5	-3.9
Max	3.2	2.1
Mean	0.1	-0.2
Std dev	1.5	1.1


Restricted © 2017 Mentor Graphics Corporation

Mentor

Why FinFet?



- $g_{ds} \cdot g_{bs}$ are much smaller
- g_m is higher
- Higher f_T
- Better NMOS and PMOS matching
- Perfect for digital circuits,
 - More monitoring, programmability & calibration
- More mismatch (smaller A_{VT})
- Higher parasitic
 - Resistance
 - Narrow wires
 - Looks like resistance becoming the dominant factor compare to par. cap.
 - Capacitance
 - Schematic simulation good for functionality test (par. estimation is a must)
- Hard to size
 - Quantized Width
 - Few choice on Length
- EM, Self-Heating and aging must be part of design flow




* Image: courtesy of Lam Research

eTopus Proprietary

Parasitic in FinFet



- Capacitance
- Resistance



* Image: Daniel Payne

eTopus Proprietary

Case Study: Ring Oscillator




- A two stage ring oscillator has been selected as vehicular to examine the design flow.
- The test structure has been examined in different settings
 - Schematic Simulation
 - Schematic Simulation with pre-sim option
 - Post layout extracted simulation
 - Back annotated schematic
- Ring Oscillator free running center frequency has been selected as performance metric for comparison.

eTopus Proprietary

Ring Oscillator Architecture




- Two Stage Architecture
- Latch should be sized large to full fill the phase shift requirement for Barkhausen's criteria.
- Start-up is big issue as well as frequency therefore, accurate simulation is required.




eTopus Proprietary

Floor Plan



eTopus Proprietary

Layout





eTopus Proprietary

Simulation Results



- With disabled pre-sim
- Frequency 48.5GHz




eTopus Proprietary

Effect of Pre-Sim



- With enabled pre-sim
- Frequency 26.5GHz




eTopus Proprietary

Extracted RC



- Extraction
- RC Extracted
- Majority of the delay is due to high resistance paths
- Frequency 17.9GHz





eTopus Proprietary

Back Annotated Schematic



Frequency 18.8GHz

Critical Node	Parasitic Cap
NET out	114fF
NET outb	115fF
NET op	111fF
NET on	110fF



eTopus Proprietary

Conclusion & Recommendation



Condition	Frequency
Schematic – No Pre Sim Option	48.5GHz
Schematic – With Pre Sim Option	26.5GHz
Extracted RC	17.9GHz
Cap Back Annotated Schematic	18.8GHz

- More than 100% error has been noticed between schematic simulation and extracted RC post layout simulation.
- Extracted simulation at the early stage of the simulation is mandatory to achieve optimum performance.

eTopus Proprietary

